A Multi-Layered Air-Gap Transmission Line Design for CMOS-Compatible Millimeter-Wave ICs

Shenjian Zhang
Department of Electrical & Electronic Engineering
Xi’an Jiaotong-Liverpool University
Suzhou, Jiangsu Province, China
shenjian.zhang17@student.xjtlu.edu.cn

Sang Lam
Department of Electrical & Electronic Engineering
Xi’an Jiaotong-Liverpool University
Suzhou, Jiangsu Province, China
s.lam@xjtlu.edu.cn

Abstract—A compact and chip-area efficient transmission line design is proposed for monolithic millimeter-wave integrated circuits. Performance improvement is achieved by the use of multi-layered air-gaps compatible to CMOS fabrication. Based on a 65-nm CMOS process, the on-chip transmission line occupies less than 17 \( \mu \)m in width and 8 \( \mu \)m in height while active devices and circuits can still be fabricated with interconnect routing right beneath the shielded structure of the transmission line. The semi-enclosed structure allows the tuning of the characteristic impedance. 3D electromagnetic simulations give results of 1.8 dB/mm insertion loss and a reflection coefficient of -28 dB at 60 GHz, for a 50-ohm matched design. The multi-layered air-gap design allows the current density more uniformly distributed in the signal-carrying conductor compared with a counterpart design without air-gaps.

Keywords—CMOS transmission line, air-gap, monolithic microwave integrated circuits, millimeter wave, dual damascene

I. INTRODUCTION

Transmission lines are indispensable for building circuits and systems for microwave and millimeter wave applications, including the unlicensed 60-GHz frequency band. In fact, in the development of monolithic microwave and millimeter wave integrated circuits (MMICs) using modern silicon CMOS technology [1]-[2], on-chip transmission lines are used in such as mixers [3], power amplifiers [4]-[5] and RF/microwave switches [6]. Based on the standard CMOS fabrication, various physical structures such as deep n-well [7], floating shields [8], interleaved metal patterns [9], slow-wave coplanar waveguides [10]-[11], have been investigated for on-chip transmission lines to minimise the insertion loss and crosstalk. However, all these on-chip transmission line designs occupy much chip area.

A very compact semi-enclosed stripline design with a rectangular coaxial structure was proposed in [12]-[13] for implementation in multi metallisation CMOS processes. When the microelectronics community’s keen interest in integrating air-gaps between copper lines for advanced interconnects [14]-[15], the area-efficient transmission line design [12] can be further improved with air-gapped interconnects. While some air-gap transmission lines were investigated to give high performance [16]-[17], these designs are either difficult in realisation or using up much space in silicon CMOS technology. In this work, a CMOS-compatible air-gap transmission line design is investigated using structures with feasible fabrication [18]-[20] in CMOS technology yet without a significant increase in the cost.

II. MULTI-LAYERED AIR-GAP TRANSMISSION LINE DESIGN

The proposed compact air-gap transmission line design is illustrated in Fig. 1, with the air-gaps shown in white colour for the top four metallisation levels (metal 5 to metal 8) in the cross-sectional structure. It is based on a commercially available 65-nm CMOS process in which there are eight levels of copper metallisation above the active devices fabricated in the silicon substrate [12]. In principle, the design can be implemented in other integrated circuit (IC) processes that have multi-metallisation levels [13]. As shown in the cross-sectional diagram (Fig. 1), the top five layers of metals (M4 to M8) are used to construct the transmission line structure, leaving the remaining three metal layers at the bottom for interconnect routing of active devices and circuits. Metal 7 is used for the signal-carrying core because its thickness is relatively large (2.75 \( \mu \)m) to alleviate the disadvantages of the skin effect. The opening gap (with its size \( s_{gap} \)) in the metal-8 ground conductor and the width of the signal-carrying core conductor (\( w_{core} \)) can both be used to tune the characteristic impedance \( Z_0 \) for impedance matching purposes [12]. The adjustment of \( w_{core} \) and \( s_{gap} \) can vary the distributed inductance, capacitance and resistance of the transmission line.

Due to fabrication constraints related to CMOS compatibility, the air-gaps in the design are only within the space of otherwise the metal layers (M5 to M8 in Fig. 1). There is no air-gap between different metal layers. As a result, the air-gap has its thickness the same as that of the corresponding metal layer, for example 2.75 \( \mu \)m for metal 7, but a thinner air-gap corresponding to metal 6 and even a thinner one to metal 5. With the relative permittivity \( \varepsilon_r \) of air very close to 1.0, the air-gaps obviously can help reduce the distributed capacitance (C) in the transmission line. The distributed capacitance reduction would have the most significant effect for the air-gaps between the signal-carrying core conductor (M7) and the bottom ground conductor (M4).
This is because the total thickness of the metal layers (M5 and M6) and the inter-layer dielectrics is fixed by the CMOS fabrication and cannot be adjusted in the IC layout. In the 65-nm CMOS process for the transmission line design, the total thickness is 1.5 μm. As for the side-wall capacitance between the signal-carrying core conductor and the ground conductors on the left and right sides, it can be reduced simply by making the spacing (s_{g}) much larger than 1.5 μm in the IC layout. Intuitively, the distributed capacitance reduction would allow a larger W_{core} (instead of 500 nm in [12]) of the signal-carrying core while maintaining a desirable characteristic impedance Z_{0} = 50 Ω.

The air-gap formation for the transmission line design is expected to give a smaller distributed resistance (R') in the transmission line and hence improvement in the insertion loss. Overall, the total width (the side-to-side dimension in the cross-section) of the transmission line design is about 17 μm.

The air-gap structure can be implemented by a via-first dual damascene process between SiO_{2} inter-layer dielectrics (ILD) [18]. In such a process, a high-modulus tetracyclododecene (TD)-based sacrificial polymer is used as a placeholder for air-gap formation. Three additional steps are used beyond the traditional dual damascene process, including spin-coating, etching, and thermal decomposition of the sacrificial polymer. Compared with the metallisation-first process, the dielectric-first process (via-first dual damascene process) is capable for the metal formation with a wide range of aspect ratios. Moreover, it is easier to fill voids with metal than to fill voids with dielectric in the back end of line (BEOL). The air-gap formation for the transmission line design is similar with fabrication alike [19]-[20]. Although there would be some increase in the fabrication cost, it is quite minimal while the distributed capacitance reduction is significant.

The available process parameters are copper metal layers sheet resistance R_s and TEOS (tetraethylorthosilicate) SiO_{2} inter-layer capacitance C_{ILD} [12]. They are used to estimate the thickness of each metal layer and ILD with the estimated values shown in Table I.

\[
M_{\text{sheet}} = \frac{1}{\sigma \times R_{s}} 
\]

(1)

The relative permittivity of the ILD is set accordingly with standard values, i.e. ε_{r} = 3.8 for TEOS SiO_{2}, ILD, ε_{r} = 2.8 for low-k ILD, and ε_{r} = 1.0 for the air-gap layers. The permittivity in vacuum is ε_{0} = 8.85 × 10^{-12} F/m. The ILD thickness t_{ILD} can be calculated using the following:

\[
t_{\text{ILD}} = \frac{\varepsilon_{0} \times \varepsilon_{r} \times S}{C_{\text{ILD}}} 
\]

(2)

where S = 10^{-12} m² is the 1μm-by-1μm area of the interlayer metal-plate capacitance. The estimated thicknesses are approximated to a close integer value under tolerance and fabrication process consideration.

### III. ELECTROMAGNETIC-FIELD SIMULATION

To evaluate the multi-layered air-gap transmission line design (Fig. 1) for silicon-based MMICs, electromagnetic (EM) simulation using finite element method (FEM) was performed with the Ansys HFSS software. For the purpose of matching Z_{0} = 50 Ω, the cross-section structural dimensions are set correspondingly: W_{core} = 2.9 μm and h_{core} = 2.75 μm for the signal-carrying core conductor, W_{ground} = 500 nm for M5 to M7 ground conductors, s_{gap} = 7.9 μm, s_{15} = 6.3 μm, s_{gap} = 1.5 μm for the structure of transmission line. The simulated length of transmission line is set as l = 200 μm. Considering the skin effect, a conductor carrying an alternating current, especially at the frequencies of the millimeter-wave range, tends to transmit the power only close to the near-surface. The unit skin depth δ_{0} is defined as the depth where the current density falls to 1/e of its value near the surface, which means almost 63% current density is reduced at a depth of δ. The skin depth δ is about 270 nm at 60 GHz for copper, which can be theoretically calculated by:

\[
\delta_{0} = \frac{1}{\pi \times \sigma \times \mu \times f} 
\]

(3)

where σ = 5.8 × 10^{7} S/m for copper conductivity, μ = 0.99 H/m for the relative permeability of copper, \nu_{0} = 4π × 10^{7} H/m for the vacuum permeability, f = 60 GHz being the target frequency. As shown in Fig. 2, the skin depth δ_{60GHz} = 270 nm can be verified by the current density distribution visually.

![Fig. 2. Current density distribution in the multi-layered air-gap transmission line design (a cross-sectional view)](image)

### TABLE I. TESTED PARAMETER DATA AND ESTIMATED THICKNESS VALUES IN AN EIGHT-LEVEL COPPER METALLISATION CMOS PROCESS

<table>
<thead>
<tr>
<th>Tested Parameter</th>
<th>Tested Structure Data</th>
<th>65nm Process Parameter</th>
<th>Estimated Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>M8 Sheet Resistance R_{M8}</td>
<td>7.3 mΩ/sq</td>
<td>M8 (copper) Thickness t_{M8}</td>
<td>2.23 μm</td>
</tr>
<tr>
<td>M8-M7 Capacitance C_{M7}</td>
<td>75 μF/μm²</td>
<td>ILD (SiO_{2}) Thickness t_{ILD}</td>
<td>450 nm</td>
</tr>
<tr>
<td>M7 Sheet Resistance R_{M7}</td>
<td>6.27 mΩ/sq</td>
<td>M7 (copper) Thickness t_{M7}</td>
<td>2.75 μm</td>
</tr>
<tr>
<td>M7-M6 Capacitance C_{M6}</td>
<td>61 μF/μm²</td>
<td>ILD (SiO_{2}) Thickness t_{ILD}</td>
<td>550 nm</td>
</tr>
<tr>
<td>M6 Sheet Resistance R_{M6}</td>
<td>40 mΩ/sq</td>
<td>M6 (copper) Thickness t_{M6}</td>
<td>430 nm</td>
</tr>
<tr>
<td>M6-M5 Capacitance C_{M5}</td>
<td>161 μF/μm²</td>
<td>ILD (SiO_{2}) Thickness t_{ILD}</td>
<td>210 nm</td>
</tr>
<tr>
<td>M5 Sheet Resistance R_{M5}</td>
<td>87 mΩ/sq</td>
<td>M5 (copper) Thickness t_{M5}</td>
<td>200 nm</td>
</tr>
<tr>
<td>M5-M4 Capacitance C_{M4}</td>
<td>251 μF/μm²</td>
<td>ILD (low-k) Thickness t_{ILD}</td>
<td>110 nm</td>
</tr>
<tr>
<td>M4 Sheet Resistance R_{M4}</td>
<td>87 mΩ/sq</td>
<td>M4 (copper) Thickness t_{M4}</td>
<td>200 nm</td>
</tr>
</tbody>
</table>

With the conductivity of copper σ = 5.8 × 10^{7} S/m, the metal thickness t_{M} is then calculated by:
The relative current density distributions along the horizontal and vertical central axes are shown in Fig. 3. The current density along the vertical axis varies more sharply than that of the horizontal axis. This is because the capacitance between the signal and ground conductors is larger along the vertical axis at the bottom part of the transmission line’s cross-sectional structure (Fig. 1). Along the vertical axis, the current density at the bottom of the signal-carrying core conductor is also considerably larger than that at the top for the same reason. Owing to the structural symmetry, along the horizontal axis, the current density distributions in the left and right parts of the core conductor have no significant difference.

As the thickness of the metal 7 layer is fixed and as large as \( t_{M7} = 2.75 \mu m \), the aspect ratio of the signal-carrying core conductor is commonly less than 1 (i.e. \( w_{\text{core}}/h_{\text{core}} < 1 \)). While keeping the same opening gap in metal 8 for tunable \( Z_0 \) of the transmission line, \( Z_0 = 50 \Omega \) can be obtained by enlarging the width of the core conductor \( (w_{\text{core}}) \). With the increase of the aspect ratio \( (w_{\text{core}}/h_{\text{core}}) \), the highest current density position moves from the bottom surface of the core conductor to the two bottom corners. Such adjustment gives a transmission line with the current density more uniformly distributed. In the 65-nm CMOS process, \( Z_0 \) being matched to 50 \( \Omega \) can be achieved easily when the aspect ratio \( w_{\text{core}}/h_{\text{core}} = 2.9/2.75 \). When the frequency is set at 60 GHz and the real part of \( Z_0 \) is 50 \( \Omega \), the corresponding opening gap size is less than 8 \( \mu m \). As shown in Fig. 5, the reflection coefficient \( |S_{11}| \) is as small as -28 dB, and a low insertion loss is achieved with \( |S_{21}| = -0.36 \) dB for a 200-\( \mu m \) air-gap transmission line, i.e. \( |S_{21}| = -1.8 \) dB/mm. Such low insertion loss is valid at both low and high frequencies. The bandwidth is about 80 GHz for \( |S_{21}| \) in a reasonable range (no worse than -2 dB/mm). In this multi-layered air-gap transmission line, the effective relative permittivity \( \varepsilon_{\text{reff}} \) is 1.95, and the wavelength \( \lambda \) is 3.6 mm at 60 GHz. The reduced \( \varepsilon_{\text{reff}} \) may allow useful properties of the transmission line for multi-10Gbs on-chip RF serial links [21].

**IV. SIMULATION RESULTS AND ANALYSIS**

The tuning of the air-gap transmission line’s \( Z_0 \) by the different opening gap sizes in the upper ground plane is demonstrated in the EM simulation results (Fig. 4). When the upper opening gap size increases, the real part of \( Z_0 \) also increases because the capacitance between the core and upper ground conductors decreases. In this situation, the current density concentrates at the bottom part of the core conductor. The imaginary part of \( Z_0 \) is about -4 \( \Omega \). When the frequency is set at 60 GHz and the real part of \( Z_0 \) is 50 \( \Omega \), the reflection coefficient \( |S_{11}| \) is optimised further from -28 dB to -43 dB at 60 GHz.

In the EM simulations using HFSS, the finite element computation is only determined by the nodes and elements of the mesh, i.e. the mesh structure and density. Once the computational results have no significant changes even by further mesh refinement, the mesh mapping would be acceptable and the results would be reasonably accurate. In the EM simulation of this work, the mesh was mainly under the element-length-based refinement. When the maximum length of the element of the signal-carrying core conductor is refined from the default 40 \( \mu m \) to 1 \( \mu m \), the simulated \( |S_{21}| \) value is improved from -1.8 dB/mm to -1.4 dB/mm, and the \( |S_{11}| \) is optimised further from -28 dB to -43 dB at 60 GHz.
With the S-parameter data obtained from the EM simulations, the distributed elements of the multi-layered air-gap transmission line can be derived using the telegrapher’s equation. The corresponding propagation constant $\gamma$ and the characteristic impedance $Z_0$ can also be determined at the target frequency of 60 GHz. The values of the distributed elements are listed in Table II. With the optimized dimensions, the propagation constant is: $\gamma = 179 \text{ (Np/m)} + j1743 \text{ (rad/m)}$, and the characteristic impedance is: $Z_0 = 49 - j4.4 \text{ (}\Omega\text{)}$. It can be seen that the multi-layered air-gap transmission line design gives considerably lower distributed capacitance and resistance compared with the counterpart design without the air-gap (i.e. using normal ILD and hence a smaller $w_{\text{core}} = 500 \text{ nm}$ in [12]).

<table>
<thead>
<tr>
<th>Distributed Element</th>
<th>Air-Gap</th>
<th>Normal ILD</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resistance $R = \text{Re}{\gamma Z_0}$</td>
<td>16.4 k$\Omega$/m</td>
<td>26.8 k$\Omega$/m</td>
</tr>
<tr>
<td>Inductance $L = \text{Im}{\gamma Z_0}/\omega$</td>
<td>1.41 $\mu$H/m</td>
<td>2.24 $\mu$H/m</td>
</tr>
<tr>
<td>Conductance $G = \text{Re}{\gamma Z_0}$</td>
<td>0.46 S/m</td>
<td>0.32 S/m</td>
</tr>
<tr>
<td>Capacitance $C = \text{Im}{\gamma Z_0}/\omega$</td>
<td>0.59 nF/m</td>
<td>0.84 nF/m</td>
</tr>
<tr>
<td>Propagation Constant $\gamma (/\text{m})$</td>
<td>179 + j1743</td>
<td>270 + j2624</td>
</tr>
<tr>
<td>Characteristic Impedance $Z_0 (\Omega)$</td>
<td>49.0 + j4.4</td>
<td>51.8 + j5.0</td>
</tr>
</tbody>
</table>

V. CONCLUSION

A compact 50-$\Omega$ multi-layered air-gap transmission line design has been presented in detail. It has been verified by EM simulations for a design based on the process parameters of a 65-nm multi-metalisation CMOS process and on the fabrication by the via-first dual damascene process. The EM simulation results show the more uniformly distributed current density in the signal-carrying core conductor, leading to reduced distributed resistance and smaller insertion loss. The good results are attributed to the air-gap design in reducing the distributed capacitance, hence allowing the advantage of a close-to-unity aspect ratio ($w_{\text{core}}/h_{\text{core}}$) in the signal-carrying core conductor. Compared with typical on-chip transmission lines, the proposed design occupies significantly less chip area. This area-efficient transmission line design will be helpful for the development of silicon-based MMICs.

ACKNOWLEDGMENT

The project was supported by Xi'an Jiaotong-Liverpool University. The authors would like to express thanks to Mr. Shuxian Qin and Mr. Jianbo Li who performed their project work in previous years, building up the foundation of the multi-layered air-gap transmission line design presented here. The author S. Lam also thanks Ms. Clarissa Prawoto and Prof. Mansun Chan for discussions on the air-gap interconnect fabrication.

REFERENCES


